Timing Constraints Engineer (eInfochips)

Conduct timing constraint analysis and optimization for digital and analog circuits within eInfochips' semiconductor design flow. Manage static and dynamic timing violations using industry-standard tools to ensure chip performance meets specifications. Collaborate with design teams to resolve timing issues and validate designs before tape-out. This role supports the engineering services team in delivering high-integrity semiconductor solutions.