Senior Implementation Methodology Engineer
$168,000–$264,500 year
On-site · Santa Clara, California, United States
Job Summary
Own and continuously improve the end-to-end RTL2GDS implementation methodology — covering synthesis, place & route, CTS, and equivalence checking — for advanced-node CPU builds. Evaluate new EDA tools and process node capabilities. Deliver clear adoption recommendations. Serve as the technical liaison between internal teams and EDA vendors (Synopsys, Cadence) to resolve tool issues and influence vendor roadmaps. Define and enforce implementation methodology BKMs and flow standards across development teams; maintain user documentation and lead training on tools and flows. Build and complete rigorous A/B and multi-variant experiments to quantitatively compare flows, engine settings, and optimization strategies for QoR impact. Drive aggressive PPA targets throughout the full implementation cycle. Conduct deep root-cause analysis on timing closure bottlenecks, power limiters, and long-tail QoR issues. Develop methodologies to resolve these problems at scale. Architect and build Python/TCL/Perl automation frameworks that reduce manual engineering effort and improve design turnaround time across implementation teams. Identify systemic efficiency bottlenecks across the implementation flow and eliminate them through targeted automation, data-driven regression infrastructure, and AI/ML-assisted flow optimization. Partner with architecture, RTL, DFT, physical build, and sign-off teams to surface PPA opportunities early and translate methodology improvements into measurable silicon impact.
Required Qualifications
- BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent experience
- 6+ years of hands-on proven experience in ASIC implementation methodology and EDA tool/flow development
- Deep, practical expertise in the complete RTL2GDS flow: synthesis, DFT, floorplanning, placement, CTS, routing, and MCMM STA
- EDA Tool Proficiency: Power user of synthesis and place-and-route tools from Synopsys (DC/FC, ICC2, PrimeTime) and/or Cadence (Genus, Innovus, Tempus)
- Prior experience in data-focused EDA tool evaluation, flow benchmarking, and methodology development with demonstrated PPA impact
- Strong scripting proficiency in Python, TCL, Perl, and/or Make for flow automation and analysis
- Demonstrated ability to drive complex, cross-functional technical initiatives — aligning build, CAD, and EDA vendor teams toward shared goals
- Excellent problem-solving, debugging, and analytical skills with a track record of simplifying complex, cluttered environments
- Strong interpersonal and communication skills; able to translate technical findings into actionable recommendations for diverse audiences
- Demonstrated application of AI/ML or GenAI techniques to physical build, QoR analysis, flow automation, or design space exploration
Apply with one swipe on Sorce. We auto-fill applications and apply on your behalf — no cover letters, no 40-minute forms.
Hiring someone like this?
Get your role in front of qualified candidates on Sorce.