Principal IP verification engineer
On-site · Bengaluru, Karnataka, India
Job Summary
Principal IP verification engineer responsible for developing and executing verification plans for memory controllers and interconnect IPs. Build scalable SystemVerilog/UVM-based verification environments with reusable components (agents, monitors, scoreboards). Own end-to-end IP verification sign-off and drive high metrics for functional and code coverage. Manage regressions and debug failures, collaborating closely with design teams to resolve issues.
Required Qualifications
- 10+ years of experience
- Strong experience in SystemVerilog, UVM, and Verilog
- Good understanding of Functional verification methodologies
- Assertions (SVA) and coverage
- Understanding of interconnect protocols such as AXI, AHB, CHI and PCIe
- Experience debugging complex RTL and testbench issues
- Formal verification is an added plus
Apply with one swipe on Sorce. We auto-fill applications and apply on your behalf — no cover letters, no 40-minute forms.
Hiring someone like this?
Get your role in front of qualified candidates on Sorce.