Principal Engineer, ASIC Analog Design

Drive specification and implementation for analog sub-blocks within the High speed PHY, taking ownership of designs targeting 12nm and below technology nodes. Lead the analog design team on the latest nodes while leveraging AI-assisted design workflow knowledge to enhance efficiency. This role requires a Principal Engineer to transform information into intelligence through innovative memory and storage solutions that accelerate data economy advances.