MTS, AI Optimized Memory Digital Design Engineer
$175,000–$309,000 year
On-siteFolsom, California, United States or Richardson, Texas, United States
Job Summary
Translate architecture requirements into scalable microarchitectures and drive implementation from concept through silicon. Design, implement, and review SystemVerilog RTL for advanced memory system architectures. Perform synthesis and early PPA analysis to optimize area, power, and timing. Develop and maintain microarchitecture documentation that aligns design intent across teams. Evaluate architectural and implementation tradeoffs to support technical decision-making. Work on tightly coupled, high-performance memory architectures for AI, balancing performance, power, area, and reliability while influencing critical design decisions across the development lifecycle.
Required Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, Electrical Engineering, or a related technical field
- Strong experience in digital design and microarchitecture development with ownership of hardware blocks from specification through implementation
- Solid understanding of computer architecture and memory systems, including SoC-level behaviors and tradeoffs
- Experience with synthesis flows and early PPA estimation and optimization
- Proficiency in SystemVerilog and at least one programming language such as C, C++, or Python
Desired Qualifications
- Master's or PhD in Computer Science, Computer Engineering, Electrical Engineering, or equivalent experience
- 5+ years of industry experience delivering silicon-proven memory systems or SoC hardware designs on modern process nodes
- Familiarity with memory interfaces, reliability features, and media management concepts
- Experience influencing architecture features with a strong understanding of RTL implementation cost and feasibility
- Experience working with Agentic AI tools to assist with design and verification
Hiring someone like this?
Get your role in front of qualified candidates on Sorce.